

# Three Phase Cascaded H-Bridge Multilevel Inverter with Ac Source

J.Nandhagopal<sup>1</sup>, V.Vignesh<sup>2</sup>, J. Prasanth<sup>4</sup>, R. Prasanth<sup>4</sup>, A. Ramkumar<sup>5</sup>

**Abstract**— this paper presents a multilevel inverter model working in H-bridge topology. The multilevel model comprises of several H-bridge models consisting of MOSFET/IGBT that are cascaded to get desired number of levels. The inverter is fed from existing AC supply which is rectified and fed to inverter. The inverter is controlled using PWM technique. This model is proposed for speed control of AC motors. Also the TOTAL HARMONIC DISTORTION (THD) waveform is studied. In order to study the proposed topology and proposed system several simulation results are presented.

**Keywords** — Multilevel inverter-bridge, PWM technique, THD, Speed control, cascaded, AC source, MOSFET, IGBT.

## 1. INTRODUCTION

Multilevel inverters have become a fascinating field of study for their industrial application. These converters allow the synthesizing of a sinusoidal voltage waveform starting from several levels of dc voltages. The important advantages of multilevel inverters are reduced switching losses, low rate of change in voltages and reduced common mode voltages. There are three basic topologies of multilevel inverters. They are Diode clamped, flying capacitor and H-bridge topologies. The main industrial applications of multilevel inverters are speed control of AC motors and Induction heating.<sup>[1]</sup>

For HIGH-POWER applications, multilevel inverter structures have the particular advantages of operation at high dc-bus voltages, achieved using series connections of switching devices, and a reduction in output voltage harmonics, achieved by switching between multiple voltage levels. The two most common multilevel inverter topologies are the diode-clamped inverter and the cascaded inverter.

The flying capacitor converter is another of the important multilevel topologies. This multilevel structure does not need clamping diodes, but still has

Dc-link voltage unbalancing problems. The diode-clamped multilevel converter is one of the most used multilevel topologies. This power converter consists of two capacitor voltages in series and uses the central tap as the neutral. However, this power converter needs a complex control system in order to balance the capacitor Voltage. The diode-clamped inverter uses a single dc bus that is subdivided into a number of voltage levels by a series string of capacitors. A matrix of semiconductor switches and diodes allows each phase-leg output to be switched to any of these voltage levels. Pulse width-modulation (PWM) principles for this topology are fairly well established, but some modification of the basic modulation process is generally required to maintain balanced dc voltages across the series capacitors using redundant switching states.

The third important multilevel topology is the cascade H-bridge inverter. This last multilevel inverter has become very important due to its modular structure and easiness of operation. Another advantage is that it does not have the voltage balancing problems common to dc capacitors of diode-clamped or flying multilevel inverter. The cascaded inverter uses series strings of single-phase full bridge inverters to construct multilevel phase legs. A particular advantage of this topology is that the modulation, control, and protection requirements of each bridge are modular. However, each single-phase inverter requires its own isolated dc supply, typically derived from a multi winding low-frequency transformer or high-frequency dc-to-dc converters. This complexity has generally restricted cascaded inverters to the higher power range where several switched output voltage levels are needed and a diode-clamped structure is unsuitable because of the difficulty of balancing the series dc capacitor voltages.<sup>[2]</sup>

## 2. H-bridge multilevel inverter

A separate dc source is connected to a single-phase full-bridge or H-bridge, inverter. Each inverter level can generate three different voltage outputs,  $+V_{dc}$ , 0, and  $-V_{dc}$  by connecting the dc source to the ac output by different combinations of the switches. For a two level output to obtain  $+V_{dc}$  two switches are turned on, whereas  $-V_{dc}$  can be obtained by turning on another two switches. By turning on all the switches, the output voltage is 0. The ac outputs of each of the different full-bridge inverter levels are connected in series such that the synthesized voltage waveform is the sum of the inverter outputs.

- 
1. **J. Nandhagopal**, Asst Prof,  
Easwari engineering college,
  2. **V.Vignesh**, M.E Research scholar,  
Easwari engineering college,
  3. **J.Prasanth**, M.E Research scholar,  
Easwari engineering college,
  4. **R.prasanth**, M.E Research scholar,  
Easwari engineering college,
  5. **A.Ramkumar**, M.E Research scholar,  
Easwari engineering college.




Fig 2.1 MULTILEVEL INVERTER CHARACTERISTICS

The number of output phase voltage levels  $m$  in a cascade inverter is defined by  $m = 2s + 1$ , where  $s$  is the number of separate dc sources. The phase voltage  $v_{an} = v_{a1} + v_{a2} + v_{a3} + v_{a4} + v_{a5}$ .




Fig 2.2 H-BRIDGE TOPOLOGY OF A MULTILEVEL INVERTER

The multilevel cascade inverter synthesizes its output nearly sinusoidal voltage waveforms by combining many isolated voltage levels. A series of single-phase full bridges makes up a phase for the inverter. A single-phase multilevel cascade inverter topology is essentially composed of single identical phase legs of the series-chain of H-bridge inverter, which can possibly generate different output voltage waveforms and offers the potential for ac system phase-balancing. This feature is impossible in other Voltage source control topologies utilizing a common dc link. Since this topology consists of series power conversion cells, the voltage and power level may be easily amplified. The dc link supply for each full bridge inverter is provided separately, and this is typically achieved using diode rectifiers without using the single-phase transformer. The converter topology is based on the series connection of single-phase inverters with separate dc sources the resulting phase voltage is synthesized by the addition of the voltages generated by the different cells. For example in a five level cascaded inverter each single-phase full-bridge inverter generates five voltages at the output:  $+V_{dc}$ ,  $+2v_{dc}$ ,  $0$ ,  $-V_{dc}$  and  $-2V_{dc}$ . As Multilevel inverter is made up of semiconductor switches which are very sensitive to disturbances and become less

tolerant to power quality problems such as under voltage and over voltage. So a suitable controller is required to maintain constant voltage.




Fig 2.3 OUTPUT WAVEFORM OF A MULTILEVEL INVERTER

### 3. CASCADED MULTILEVEL INVERTER

As it can be seen, the existing topology still uses a three-phase H-bridge inverter supplied by a dc voltage and three single phase H-bridge inverters. However, each arm of the three-phase inverter has two outputs: one for the single-phase H-bridge inverter and the other for the induction motor winding. In this way, it is possible to use a hybrid multilevel inverter applied to the induction motor with open-end windings without using extra bridge inverters, power switches or power sources. This topology can also work as three single-phase multilevel inverters.




Fig 3.1 EXISTING H-BRIDGE MODEL

The existing system consists of a three phase inverter and three single phase inverters. Sliding mode control and sinusoidal pulse width modulation techniques are used. These techniques are complex and have several drawbacks. So we propose a 15 level inverter with H-bridge configuration alone. The proposed model uses Pulse Width Modulation (PWM) technique for controlling the gate pulses. In the proposed system DC supply for the inverters switches like MOSFET or IGBT is obtained from AC supply that is rectified. However renewable sources of energy can be used as a replacement for the AC supply used.




Fig 3.2 TOPOLOGY FOR A 5 LEVEL THREE PHASE INVERTER

The existing model shows the H-bridge configuration of a 5 level multilevel inverter. Based on the triggering gate pulses the switches conduct. Thus output is obtained in form of levels.<sup>[12]</sup>

In our paper we are presenting a H-bridge inverter model working on three phase AC supply. For real time implementation we are using MOSFET/IGBT as the switches. The control strategy is simple pulse width modulation technique (PWM) is used to control the gate pulses. Our model uses 7 H-Bridges of four power switches for synthesising a phase voltage.<sup>[12]</sup>




Fig 3.3 PROPOSED SUBSYSTEM FOR A SINGLE BLOCK

Each switch conducts for a particular time period based on the firing angle given to them. At any point of time only one switch is in conduction from one leg. No two switches from the same leg are in conduction at the same time. A pulse generator is implemented to provide width modulation and controlling the gate pulses.

The initial source for the inverter is existing AC supply. Using a three phase rectifier the AC voltage is converted to DC voltage. Suitable filters are used to get a undistorted waveform. This is fed to each inverter leg. Separate DC sources are added to each leg. The output voltage is the cumulative sum of phase voltage across each leg. In this way different legs are cascaded to synthesise the levels. Thus the H-bridge topology produces voltage levels obtained as a summation of individual voltages.




Fig 3.4 STRUCTURE OF OVERALL CASCADED H-BRIDGES

A capacitor may be added sometimes to split the DC source Voltage into two halves. The voltage across each capacitor is  $V_{DC}/2$ . In the proposed model 15 levels are synthesised using 7 sublevels of H-bridge with 28 switches for each phase of the three phase output. This comprises the circuit for DC to AC conversion using cascaded H-bridge inverter. Suitable filters are designed and added to the output so that a near sinusoidal three phase waveform is obtained.

#### 4. CONTROL STRATEGY

The gate pulses are controlled using simple PWM technique. A pwm pulse generator is used to provide gate pulses for the gates of the switches. In this technique the width of the pulses are varied to vary firing angles of the thyristors. In pwm method the carrier wave and reference wave are superimposed on each other and compared. This logic serves as the difference in conduction of switches resulting in a pulsating AC output.

There are many forms of modulation used for communicating information. When a highfrequency signal has amplitude varied in response to a lower frequency signal we have AM(amplitude modulation). When the signal frequency is varied in response to the modulating signal we have FM (frequency modulation). These signals are used for radio modulation because the high frequency carrier signal is needed for efficient radiation of the signal. When communication by pulses was introduced, the amplitude, frequency and pulse width become possible modulation options. In many power electronic converters where the output voltage can be one




Fig 4.1 PWM modulation strategy

of two values the only option is modulation of average conduction time.<sup>[8]</sup>

The basic principle used for the pwm technique is:

$$\text{PWM signal} = \text{sgn}(r(t)-g(t))$$

Where  $r(t)$  – reference signal

$g(t)$ -carrier signal

The simplest modulation to interpret is where the average ON time of the pulses varies proportionally with the modulating signal. The advantage of linear processing for this application lies in the ease of de-modulation. The modulating signal can be recovered from the PWM by low pass filtering. For a single low frequency sine wave as modulating signal modulating the width of a fixed frequency ( $f_s$ ) pulse train the spectra. In this manner all the switches are triggered based on the width of the pulses. However, PWM technique is the oldest technique. It is found that this technique has high THD value and result. Other techniques like POD technique can be used.

### 5. RESULTS:

To evaluate the dynamic performances of the proposed hybrid cascaded multilevel inverter and the control system, numerical simulations have been carried-out. The output voltage of the proposed multilevel inverter has fifteen levels. This is achieved due to the relation between the amplitude of the DC voltage source and the capacitors voltage. The DC voltage of the capacitors is regulated to half the value of the DC source Voltage. The output waveforms are obtained by setting input voltage of 25KHZ AC that is converted to DC and inverted back to three phase AC. The output waveform has fifteen levels synthesised from the H-bridges. The peak value of voltages is clearly indicated. Harmonic analysis is also done to determine Total harmonic Distortion (THD).

From this result it is possible to verify that the Multilevel inverter provides near sinusoidal currents.




Fig 5.1 VOLTAGE WAVEFORM

The voltage waveform clearly shows the three phase output from the inverter model. The maximum amplitude of the voltage is 380V. The waveform is distorted as PWM technique is used. On close analysis the waveform for each phase is composed of levels or steps. Levels begin with  $+V_{DC}$  and  $-V_{DC}$  to required number of levels.. However a pure sinusoidal wave

is not obtained due to presence of harmonics. Filters may be used to reduce the distortion and get a near sinusoidal waveform. Some considerations to be noted are selection of snubber resistance and capacitance, magnetic inductance and reactance that are to be specified in transformer used for stepping down the input voltage.

FFT analysis is done to determine the THD value and waveform.




Fig 5.2 THD WAVEFORM

The harmonic analysis shows the presence of THD in fundamental components and other higher order components. The THD value at fundamental frequency is 22%.

In order to ensure the correctness of the simulation the output voltage is fed to a synchronous machine. The results obtained are shown.




Fig 5.3 ROTOR SPEED




Fig 5.4 ELECTROMAGNETIC TORQUE

### 6. CONCLUSIONS:

In this paper fifteen level multilevel inverter is presented which uses PWM technique for controlling the gate pulses. In this design only cascaded H-bridge topology is used. This requires lower number of switches and components. Also THD can be reduced considerably in this method. DC source for switches are obtained from a AC source and given to each branch. However new control techniques like Phase Opposition Disposition, Space vector modulation can be also implemented. These methods provide a better THD value. Also as an innovation, an Hybrid H-bridge topology can be used for the h-bridges alone. The AC source may be replaced by a renewable energy input like a PV array, Hybrid power etc.

### 7. REFERENCES

[1] S. Kouro, M. Malinowski, K. Gopakumar, I. Pou, I.G. Franquelo, Bin Wu, I Rodriguez, M.A Perez, Il. Leon, "Recent Advances and Industrial Applications of Multilevel Converters ", IEEE Transactions on Industrial Electronics, vol. 57, no. 8, pp. 2553-2580, August 2010



- [2] I Rodriguez, IS. Lai, F.Z. Peng, "Multilevel inverters: a survey of topologies, controls, and applications", *IEEE Transactions on Industrial Electronics*, vol. 49, no. 4, pp. 724-738, August 2002
- [3] G.P. Adam, SJ. Finney, AM. Massoud, B.W. Williams, "Capacitor Balance Issues of the Diode-Clamped Multilevel Inverter Operated in a Quasi Two-State Mode", *IEEE Transactions on Industrial Electronics*, vol. 55, no. 8, pp. 3088-3099, August 2008.
- [4] M. Chaves, E. Margato, IF. Silva, S.F. Pinto, "New approach in back-to-back m-level diode clamped multilevel converter modelling and direct current bus voltages balancing", *IET PowerElectronics*, vol. 3, no. 4, pp. 578-589, July 2010.
- [5] A Bendre, G. Venkataramanan, D. Rosene, V. Srinivasan, "Modeling and Design of a Neutral-Point Voltage Regulator for a Three-Level Diode-Clamped Inverter Using Multiple-Carrier Modulation", *IEEE Transactions on Industrial Electronics* vol 53, no. 3, pp. 718-726, June 2006.
- [6] T.A. Meynard, H. Foch, "Multi-level conversion: high voltage choppers and voltage-source inverters", *Power Electronics Specialists Conference*, vol. I, pp. 397-403, June 1992.
- [7] X.M. Yuan, H. Stemmler, I. Barbi, "Self-balancing of the clamping-capacitor-voltages in the multilevel capacitor clamping inverter under sub-harmonic PWM modulation", *IEEE Transactions on Power Electronics*, vol. 16, no. 2, pp. 256-263, March 2001.
- [8] Brendan Peter McGrath and Donald Grahame Holmes "Multicarrier PWM Strategies for Multilevel Inverters"
- [9] B. P. McGrath, D. G. Holmes, "Enhanced Voltage Balancing of a Flying Capacitor Multilevel Converter Using Phase Disposition (PO) Modulation", *IEEE Transactions on Power Electronics*, vol. 26, no. 7, pp. 1933-1942, July 2011.970
- [10] S. Busquets-Monge et al., "Multilevel Diode-Clamped Converter for Photovoltaic Generators With Independent Voltage Control of Each Solar Array," *IEEE trans. Ind. Electron.*, vol. 55, no. 7, July 2008, pp. 2713-2723.
- [11] O. Alonso, P. Sanchis, E. Gubia, and L. Marroyo, "Cascaded H-Bridge Multilevel Converter For Grid Connected Photovoltaic Generators With In-Dependent Maximum Power Point Tracking Of Each Solar Array," *in Proc. 34th Annu. IEEE PESC*, Jun. 2003, vol. 2, pp. 731-735.
- [12] A. Campagna et al., "A New Generalized Multilevel Three-Phase Structure Controlled By PWM," *in Proc. Fourth European Conf. Power Electronics and Applications*, 1991, pp. 235-240.
- [13] Y. Xue and al "Topologies of Single-Phase Inverters for Small Distributed Power Generators: An Overview" *IEEE TRANS ON POWER ELECTRONICS*, VOL. 19, NO. 5, sept 2004.
- [14] Z. Du, "Active Harmonic Elimination," *IEEE trans. Pow. Electron.*, Mar. 2006, vol. 3, pp. 459-469.
- [15] J. M. A. Myrzik, "Novel Inverter Topologies For Single-Phase Stand-Alone Or Grid-Connected Photovoltaic Systems", *in Proc. IEEE PEDS'01*, Oct. 22-25, 2001, pp. 103-108
- [16] M. D. Manjrekar, P. K. Steimer, and T. A. Lipo, "Hybrid multilevel conversion system: A competitive solution for high-power applications," *IEEE Trans. Ind. Applicat.*, vol. 36, pp. 834-841, May/June 2000.
- [17] G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Sciuotto, "A new multilevel PWM method: A theoretical analysis," *IEEE Trans. Power Electron.*, vol. 7, pp. 497-505, July 1992.
- [18] K. Sivakumar, A. Das, R. Ramchand, C. Patel, and K. Gopakumar, "A five-level inverter scheme for a four-pole induction motor drive by feeding the identical voltage-profile windings from both sides," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2776-2784, Aug. 2010.
- [19] F. Khoucha, S. M. Lagoun, K. Marouani, A. Kheloui, and M. El Hachemi Benbouzid, "Hybrid cascaded H-Bridge multilevel-inverter induction motor drive direct torque control for automotive applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 892-899, Mar. 2010.